†a) , Student Member, Masanori HASHIMOTO †b) , and Takao ONOYE †c) , Members SUMMARY This paper investigates whether the self-heating effect in short intra-block wires will become apparent with technology scaling. These wires seem to have good thermal radiation characteristics, but we validate that the self-heating effect in local signal wires will be greater than that in optimal repeater-inserted global wires. Our numerical experiment shows that the maximum temperature increase from the silicon junction temperature will reach 40.4 • C in a steady state at a 14-nm process. Our attribution analysis also demonstrates that miniaturizing the area of wire cross-section exacerbates self-heating as well as using low-κ material and increased power dissipation in advanced technologies below 28 nm. It is revealed that the impact of self-heating on performance in local wires is limited, while underestimating the temperature may cause an unexpected reliability failure.
Introduction
Thermal integrity has recently been recognized as an important design topic, because leakage current and reliability such as electromigration [1] , [2] strongly depend on temperature, while increased power consumption causes the temperature rise. Therefore, the thermal analysis of a whole chip and temperature-aware design from the architectural level [3] to the physical design level [4] are hot topics in both academia and industry.
From a microscopic point of view, the self-heating problem in global wires has been studied intensively [5] - [11] . The self-heating effect is a phenomenon in which the energy dissipated in a wire resistance generates the heat inside a wire, and hence results in the temperature increase. An overheated wire degrades signal propagation (due to the increase in electrical resistance) and reliability [8] . The selfheating problem in global wires is thought to be significant for the following reasons [8] : (1) global wires are located far from a silicon (Si) substrate and thus the generated heat is unlikely to diffuse, and (2) a large current that usually flows in a global wire generates a lot of heat inside it.
In contrast, local and intermediate wires have been paid less attention, because their temperature increases do not seem to be significant due to their adjacency to the substrate, which has excellent thermal conductivity. However, process scaling raises three design problems that may aggravate self-heating. First, it significantly elevates the local clock frequency, which is higher than the global clock frequency. Second, it increases thermal resistance as a result of shrinking the wire cross-sectional area. Third, miniaturized devices use low-κ materials as insulators. Hence, it is not clear whether the self-heating effect in short intra-block wires will be a problem in the future.
In this paper, we evaluate the self-heating effects of local signal, global signal and local power wires. Our numerical experiments show that the temperature difference between local power lines and Si substrate is less than 4.74
• C, although the temperature difference between local signal wires and substrate can reach 40.4
• C. In addition, we evaluate degradation of reliability and performance caused by self-heating in local wires. It is found that reliability could be exacerbated, while the performance degradation will be relatively small despite the large increase in temperature.
A preliminary evaluation of self-heating in local signal wires was reported in [12] . In this work, we reexamine the prediction setup considering the size effect of Cu interconnects and the mutual dependence between temperature and wire resistances. We have found that the size effect increases the self-heating of local wires, but it makes the wire delay less dependent on temperature. We also investigate the accuracy of thermal analysis based on a finite-difference approach in terms of the mesh fineness, and reduce the estimation error using an extrapolation. Our attribute analysis with respect to both local and global signal wires clearly demonstrates that the smaller cross-sectional area is a remarkable factor that increases temperature of local wires, and it is less influential in global wires. Moreover, local power wires are studied in order to make the analysis of local warming more comprehensive.
The rest of the paper is organized as follows. Section 2 explains the motivation of this work. Section 3 describes an analysis technique, device parameters, and models used for prediction. Section 4 presents our experimental results for the increase in temperature and demonstrates an attribution analysis that examines which scaling parameter greatly influences temperature. We also evaluate the degradation of reliability and performance. Finally, we conclude the paper in Sect. 5.
Motivation
In this section, to explain why we focus on the self-heating Copyright c 2010 The Institute of Electronics, Information and Communication Engineers problem in short intra-block wires, we demonstrate a simple example of how shrinking the cross-sectional area aggravates it. Let us assume the simplified 2D chip model shown in Fig. 1 . The approach to predict self-heating is identical to one which will be described in Sect. 3.1 except that here it uses 2D model. The center rectangle represents a Cu wire, and the lower rectangle represents a Si substrate. The parameter set used for this simulation is shown in Table 1 . Aspect ratio of wire and power consumption are based on ITRS 2005 prediction [13] and others are determined similarly to Sect. 3.2.2. The power consumption of 0.034 μW/μm corresponds to the value calculated with J max , the conductor effective resistivity and the local wire cross-sectional area at 90-nm process. To see the effect of the scaled wire crosssectional area clearly, in this example, only wire width and aspect ratio of wire are assumed to scale according to process technology. Figure 2 shows the increase in temperature of local wires in future processes. ΔT here is the temperature increase from the temperature of the Si junction, and ΔT max is the maximum of ΔT . We can see that the increase in temperature is caused by the miniaturization of the wire crosssectional area, because the other parameters are constant. The distribution of the temperature increase from the substrate temperature in 2020 (Tech. node: 14 nm) is depicted in Fig. 3 . It illustrates that a smaller cross-section impedes the heat dispersion, and thus the temperature rise is caused in the area immediately around the wire. Despite this finding, the degradation of thermal conductivity caused by the miniaturization of the wire cross-sectional area has not been regarded as a major problem. This fact motivates us to study self-heating in local wires.
Setup for Prediction
Experiments in this paper are performed with local/global signal wires and local power wires. This section shows how to perform analyses, and describes structure models and device parameters used to predict self-heating.
Analysis Flow
In a thermal analysis, we use a finite-difference approach [4] , [14] to solve the heat diffusion equation based on the electrical-thermal analogy [7] . First we simulate an actual electrical circuit, and then a thermally-equivalent circuit using analyzed information about power consumption. To take the mutual dependence between temperature and wire resistances into consideration, we iteratively compute the heat generated in a wire and the temperature with the flowchart shown in Fig. 4 and obtain a self-consistent steady-state temperature. A convergence check is performed by comparing the increase in temperature with that in the previous loop. When the difference between those becomes small enough, iterations are stopped. In our analysis, two iterations are appropriate. The following subsections will describe each step.
Electrical Circuit Simulation
For 3D thermal simulation, power consumption is calculated with transistor-level circuit simulation using HSPICE. This electrical circuit simulation aims to take into account the nonuniform heating in a wire shown in Fig. 5 . When a CMOS gate is switching, a larger current flows and hence higher temperatures are generated in the wire near the driver side than the receiver side. We measure the current flow through each RC section and obtain power consumption of RI 2 for each section. After that, the average power consumption is calculated, because a steady state is analyzed in this work. A section corresponds to a grid used for the thermal circuit simulation.
Thermal Circuit Simulation
In a finite-difference approach [4] , [14] , a chip is first divided into cuboids. Next, thermal resistances are connected between adjacent nodes, where nodes are placed at the center of each cuboid. Finally, every consumed power calculated in Sect. 3.1.1 is injected as a current from ground into the corresponding node. The temperature in a steady state is calculated by DC analysis with a circuit simulator. As a simple example, when a chip is evenly divided in lengthwise and crosswise directions, the model becomes like Fig. 6 . Our thermal analysis is conducted with a high-speed linear circuit simulator [15] , [16] on a Linux server with AMD Opteron 2.8 GHz and 16 GB memory.
We here examine the setup of thermal analysis in terms of discretization. A previous work [7] reported that experimental results obtained with HSPICE-based thermal circuit simulation and finite element thermal simulation, e.g. AN-SYS [17] , are consistent, if discretization is performed appropriately. When a chip is finely discretized, the error be- comes small, while more time and memory are necessary for thermal analysis. We therefore mitigate the temperature estimation error due to discretization with an extrapolation. To evaluate the error originating from discretization, we first execute thermal analysis with various discretization conditions. Before discussing it, let us define discretization of 54×a in x, 37×b in y and 23×c in z as (a, b, c) † . Figure 7 shows that the relationship between the accuracy and computational time for the case that the number of sections in a single direction increases. As an example of changing the number of sections, Fig. 8 demonstrates a case that the number of partitions in x direction is changed from 1 to 2. Here, ΔT max as an index of accuracy is evaluated similarly to that in Sect. 4. We can see that as the number of discretization increases, the result converges but the computational time increases.
The correct result would be estimated with (∞, ∞, ∞) but it is impossible to compute it directly. On the other hand, we approximate the temperature with (a, b, c) as Eq. (1) using the first-order Taylor expansion.
where T is the temperature at a node. Δa, Δb and Δc are the difference of a, b and c from the value of 1. 
We experimentally verified that the approximation error is within 1%, comparing the result of Eq. (2) to that obtained with real simulation of (a, b, c) in every combination of 1 ≤ a ≤ 2, 1 ≤ b ≤ 2 and 1 ≤ c ≤ 3. The total computational time is much reduced, although this approximation requires four thermal analyses with (1, 1, 1), (a, 1, 1), (1, b, 1) and (1, 1, c). For example, the CPU time for four simulations, (1, 1, 1), (2, 1, 1), (1, 2, 1), and (1, 1, 3), is 0.70 hours, while that of (2, 2, 3) is 11.2 hours.
The result of (∞, ∞, ∞) could be estimated using Eq. (2), but the calculation of ∞ discretization, such as (∞, 1, 1), is still impossible. Therefore, considering the trade-off between accuracy and computational time, we use the result of (2, 2, 3) approximated with Eq. (2) in this paper. For example in Fig. 7 , (9, 9, 9) seems to be converged and is expected to be close to (∞, ∞, ∞). ΔT max of (9, 9, 9) is 38.5
• C and that of (2, 2, 3) is 39.8
• C by Eq. (2), and hence the difference between (2, 2, 3) and (∞, ∞, ∞) is 3.5%. As mentioned in this section, the approximation error of Eq. (2) is supposed to be within 1%. Therefore, the estimation error using Eq. (2) with (2, 2, 3) would be less than 4.5% from the value of (∞, ∞, ∞).
Update of Cu Resistivity
The Cu resistivity ρ suffers from barrier metal and scattering, especially in narrow wires [18] - [21] . ρ shown in these reports is consistent with that in the ITRS prediction, and therefore we use ρ in the ITRS roadmap. Additionally, considering the temperature dependence of Cu resistivity, the total resistivity of the copper ρ total is separated into two parts: a temperature-dependent part (the phonon contribution part) ρ phonon , and a temperature-independent part (the defect part) ρ de f ect [18] , [19] . If the wire temperature is T m , ρ total (T m ) is expressed as Eq. (3).
where ρ 0 is the resistivity of the bulk material and TCR 0 is the corresponding linear temperature coefficient of resistance. T 0 is the base temperature for calculation (=20
• C) and ρ de f ect + ρ phonon (T 0 ) is ρ described in the ITRS prediction. ρ 0 and TCR 0 depend on temperature, but these variations are little in the temperature range of interest (=0 ∼ 120
• C). Therefore, we consider these two parameters to be constants of 2.2 [μΩ-cm] from ITRS and 4.33 × 10 
Model of Wire and Chip
This section shows structure models for the prediction.
Device Parameters in Future Processes
Before explaining a model of wire and chip, we first show device parameters used for prediction in An additional parameter set that we determined is listed in Table A· 2 (also see Appendix). We select an insulating material that satisfies the value of effective dielectric constant predicted in ITRS and whose thermal conductivity is as high as possible. Both relative permittivity and thermal conductivity of the porous silica depend on its porosity. Therefore, we convert the effective dielectric constant into the porosity and then calculated the thermal conductivity [21] , [22] . In following subsections, we will describe circuit models and how other additional parameters in Table A· 2 are determined.
Local Signal Wire Analysis
We assume an intra-block clock distribution on a highperformance chip in order to evaluate the self-heating problem in signal wires from a practical point of view. In fact, it is one of the practical worst-case scenarios, because the clock distribution involves two transitions per clock cycle. The model of wire and chip used for the evaluation are illustrated in Fig. 9 . We focus on local heat diffusion immediately around the wires, and hence a 1-mm 2 chip is large enough to accurately estimate the self-heating effect.
Our purpose is to shed light on the threat of the local warming, and therefore a simple structure with three wires is selected for our analysis. Though thermal analysis under other complex configurations is straightforward, it is beyond the focus of this paper. Three intermediate wires are placed on the M5 layer in a 6-layer wiring structure including a contact layer, referring to a 90-nm industrial process technology. The center wire is driven by a 16x buffer whose output resistance is 50 Ω, and a 64x buffer (16x inverter + 64x inverter) is connected to the sink as a receiver in each technology. The other two wires are configured as shielding wires for crosstalk noises, and the spacing is equal to the wire width. We assume that no heat is generated in shielding wires. Thermal coupling is analyzed in [7] , but we verified that the temperature rise due to self-heating is dominant in our configuration, even if the shielding wires are active. Figure 10 illustrates an equivalent circuit used for electrical simulation. A current flow in the wire is evaluated by circuit simulation with a predictive transistor model based on ITRS [23] . A pair of a resistor and a capacitor corresponds to one grid in the thermal simulation. Using BACPAC analytical formulae [24] , wire resistances and capacitances are calculated with ITRS parameters shown in Sect. 3.2.1. The frequency of the injected clock signal is consistent with the local clock frequency in ITRS, and the input transition time is set to 10% of the clock cycle. L is the horizontal length, which does not include the vertical length from the substrate associated with wire thickness and via height. At each technology node, L is selected so that the receiver can receive a signal whose transition time is equal to one-seventh of the clock cycle, where one-seventh is an empirical parameter often used in actual designs.
Thermal circuit simulation is performed with the whole structure in Fig. 9 . As realistic boundary conditions for a package, we assume that the increase in temperature of a high-performance chip is below 64
• C. ITRS predicts that until 2020, the maximum affordable chip size for production and power consumption remain constant at 310 mm 2 and 198 W for high-performance chips. Hence, the power density of a chip corresponds to 0.64 (= 198/310) W/mm 2 at any process. As mentioned above, the chip size is 1-mm 2 . Therefore, using our boundary conditions shown in Table A· 2, the temperature increase of a chip is calculated: 0.64×10 6 /(2500+7500+1×4) 64 [
• C], where values of 2500, 7500, and 1 correspond to the heat transfer coefficients of top, bottom, and a lateral side of the package. Recall that in our thermal analysis, we obtain power consumption with the electrical circuit simulation shown in Sect. 3.1.1, and 0.64 W/mm 2 is not used for the thermal simulation.
Global Signal Wire Analysis
Global wires are placed on the M11 layer of an 11-layer wiring chip, because ITRS 2005 shows that "Number of metal levels" is over 11 after 2005. For simplicity, a wire width is assumed to be half the width of "Minimum global wiring pitch" in Table A· 1. The model of wire and chip is the same as that in Fig. 9 and Fig. 10 . The global clock frequency is assumed to be one-fourth of the local clock frequency, because a global clock with a higher frequency is precluded by the large interconnect delay. If the global clock were the same as the local clock, the temperature would increase roughly by a factor of four because the thermal analysis is done with the linear circuit.
To clearly illustrate the self-heating problem in global wires, a previous work [8] assumed an extreme configuration of a current. The impact of self-heating in a practical design with a buffer insertion, however, is still unclear. Therefore, we here consider the optimal repeater-inserted global wire. Buffer size and wire length L are calculated by an optimal solution of repeater insertion for minimizing propagation delay [25] , [26] , using ITRS parameters. This buffer insertion precludes excessively long wire configurations. Nonetheless, L of a global signal wire is much larger than L of a local signal wire.
Local Power Wire Analysis
In digital circuits, local power distribution network is regularly structured, and here a typical structure in Fig. 11 is analyzed. Thanks to its regular and symmetric structure, we only analyze a unit structure shown in Fig. 12 with a side boundary condition of thermal insulation. Heat transfer coefficients of top and bottom surfaces are calculated in each process technology so that the increase in temperature of the Si substrate surface from the ambient temperature becomes up to 60
• C, when the circuit operates as described in the next paragraph.
Power and ground wires on the M1 layer are configured in double back style and are connected to buffers. Ideal V dd and GND are connected at the M4 layer. Power/ground wire width, cell pitch and cell width are determined by reference to a 90-nm industrial cell library. Each cell contains a driver connected to a receiver. These driver and receiver are the same as those used in Sect. 3.2.2. The input signal given to the buffers is the same as that of local signal wire analysis except the switching activity is set to 20%. Region lengths in (x, y) direction are determined in order to satisfy the condition that maximum IR drop equals 10% of V dd .
Prediction Results
We here evaluate ΔT , which is the temperature rise from the temperature of the Si substrate surface under the center of the chip. In Sect. 4.1, we evaluate the local signal wires. Section 4.1.1 demonstrates prediction results for selfheating. Section 4.1.2 investigates which scaling parameter dominantly determines the trend of the temperature increase. The prediction results for global signal wires and local power wires are compared with those for the short intra-block wire in Sect. Figure 13 shows how ΔT max increases with process scaling, where ΔT max is the maximum temperature difference between the Si substrate and the hottest point in the wire. The predicted results indicate that self-heating in local signal wires will be significant as technology advances. ΔT max increases to 40.4
• C at 14 nm, while it is 0.90 • C at 90 nm. It is reasonable that self-heating in local signal wires has not been considered so far, but, it could be large in the future.
ΔT distributions in 2008 (Tech. node: 59 nm) and 2020 (Tech. node: 14 nm) are depicted in Figs. 14 and 15. It can be seen that a left side of a wire, which is close to the driver, undergoes a greater increase in temperature in Fig. 14. This   Fig. 13 Prediction of ΔT max (local signal wire).
can be attributed to the larger current flow at the driving point, as explained in Fig. 5 . ΔT in Fig. 15 seems to have a symmetrical distribution, because L is very short and the receiver input capacitance has more dominant effect on the increase in temperature than the wire capacitance. But in a closer view, a part near the driver has slightly higher temperature. These figures indicate that the generated heat diffuses through not only the via but also the interlevel metal insulator. Even for short wires, the heat diffusion characteristics through the insulator are important. We think that the increase in thermal resistance due to the smaller wire cross-sectional area also causes the increase in temperature, as shown in Sect. 2. Further analysis will be presented in the next subsection.
Attribution Analysis of Temperature Rise
This section examines which process parameter dominantly influences the self-heating effect. The evaluation is performed such that one of the factors is changed and the other factors are fixed to those in a 14-nm process. The factors to examine are the following parameters (1)- (4): (1) distance from substrate, (2) thermal conductivity of insulating material, (3) power consumption, (4) wire cross-sectional area. Figure 16 shows the result. The vertical axis denotes "Contribution (i) " defined in Eq. (4), which means how much the parameter (i) contributes to temperature change.
where ΔT max(i) denotes ΔT max in the case of changing the (2)-(4). Considering all the factors together, we found that the effect of the increase in temperature is larger than that of the decrease in temperature, which approximately results in the temperature rise predicted in Sect. 4.1.1. A similar experiment was also conducted for wire length L, but it is difficult to compare its Contributions and we here omit it. This is the reason that the sum of all contributions in Fig. 16 differs slightly from ΔT max in Fig. 13 .
As Fig. 16 indicates, ΔT max decreases as the distance between the wire and the substrate diminishes, and increases with lower-κ and larger power consumption. These facts are well known. However, it is notable that the size of the cross-sectional area affects self-heating as much as insulating material and power consumption below a 28-nm process. The temperature increase due to the reduction of the cross-section is rapidly growing as technology advances, which means the cross-sectional area has a large impact in the future. Although the poor thermal conductance of future insulating materials has been studied in the literature [8] , [21] , the influence of a smaller cross-sectional area on selfheating, which we point out here, has not been paid attention to. Smaller wire configurations degrade thermal conductivity as well as electrical conductivity.
Global Signal Wire Analysis
Here, we predict self-heating in global signal wires, and compare the results with those for local signal wires.
Increase in Temperature with Process Scaling
The trend in ΔT max is shown in Fig. 17 . Figure 18 presents ΔT distribution in 2020 (Tech. node: 14 nm). These results show that the self-heating effect in global signal wires will be very small in designs that minimize propagation delay. The increase in temperature of local signal wires will grow much more than that of global signal wires.
Repeaters are not always optimally inserted in actual designs because of limitations such as layout and power consumption. Generally speaking, the smaller the number of repeaters is, the less power is dissipated. Reference [27] re- ports that reducing the number of repeaters by 50% from the optimal number for power minimization incurs a 10% delay penalty. That is, when the wire length is twice as long as the optimal length, the propagation delay increases by 10%. In such designs, for example, the ΔT max trend becomes "Global (2x length)" in Fig. 17 . The increase in temperature becomes larger but is still smaller than that of local wires. Figure 19 shows ΔT distribution in a horizontal part of the wire with regard to those two configurations in a 14-nm process. Designs with further longer wires are less practical because of the performance degradation. Thus, our results indicate that self-heating in local wires will be a more important problem than that in global wires. 
Attribution Analysis of Temperature Rise
We perform the attribution analysis for the optimal repeaterinserted global wire in Sect. 4.2.1 considering technology scaling in the similar way as Sect. 4.1.2. The result is shown in Fig. 20 and its trend is almost similar to that of local wires (Fig. 16 ). To make a comparison easy, we define Contribution ratio (i) as Eq. (5).
Contribution ratio
Contribution ratio (i) shows how much effect the parameter (i) has on the sum of temperature variations. In order to normalize the results to 100%, we here use absolute values of Contribution (i) . Figures 21 and 22 show Contribution ratio (i) trends of local and global signal wires, respectively. The result at 90 nm is omitted because every Contribution (i) equals 0 at 90 nm, as is clear from Eq. (4). We can see that (1); distance from substrate affects the self-heating dominantly in the global wiring. By contrast, (2) to (4), i.e. thermal conductivity of insulating material, power consumption, and wire cross-sectional area, have larger effects in local wires than in global wires. This results show that the distance from substrate is a key parameter that distinguishes between local and global wires in the context of self-heating. The contribu- tion of wire cross-section area is becoming larger in global wires as well as in local wires, though the impact in local wires is larger.
Local Power Wire Analysis
The trend in ΔT max of local power wires is shown in Fig. 23 . Figures 24 and 25 present ΔT distributions of the 2020 device in xy and xz plane, respectively. The reason why the increases in temperature are below 5
• C seems that the generated heat flows into the Si directly through a thin dielectric layer with a small thermal resistance, and thus the temperature of the whole chip rises. As long as self-heating is evaluated with ΔT , which is the temperature increase from the center of a chip, it is quite small. 
Impact of Self-Heating
We quantitatively evaluate the unexpected degradations of reliability and performance for the case that self-heating of local wires is neglected and the metal wire temperature T m is assumed to be the same as the reference chip temperature at the Si junction T ref . Figure 26 illustrates this assumption. For simplicity, we here assume T m = T ref +ΔT avg throughout a wire. ΔT avg is calculated in Eq. (6),
where ΔT i and Vol i denote ΔT and the volume of mesh i in the center wire, respectively. In this section, we evaluate a 14-nm case in which the temperature increase was largest in our experiment.
Electromigration Reliability
Electromigration (EM) is one of the major failure mechanisms in interconnects under unidirectional current stress [1] . EM lifetime reliability of a metal wire is usually modeled by Black's equation,
where MTTF is the mean time to failure (typically for 0.1% cumulative failure), A * is a constant that is dependent on the geometry and microstructure of the interconnect, j is the DC or average current density, and n is 2 under normal use conditions. Activation energy Q is dominated by surface transport in narrow (< 1 μm) copper lines [28] and is approximately 0.5 eV (=8.01089×10 −20 [J]) [29] . k B is Boltzmann's 
Using the result of the 14-nm process in Sect. 4.1.1, ΔT avg = 32.4
• C. The actual MTTF is 3.08 (
• C) times shorter than the MTTF estimated with T ref . However, for signal wires and clock distribution network, the thermal impact on EM is of less concern, because the current is bidirectional and the MTTF is inversely proportional to the clock frequency [30] . We next consider the worst case that a large DC current flows throughout a wire. The DC current density assumes to be the maximum current density J max predicted by ITRS, which is 27.4 [MA/cm 2 ] in 2020. Using 2D simulation similar to that in Sect. 2, ΔT avg at 14 nm results in 14.4
• C. By contrast, for local power wires, ΔT avg is calculated using the result in Sect. 4.3 and is approximately 0.5
• C. The results of Eq. (8) with local signal and power wire at 14 nm are shown in Table 2 . The actual MTTF is at worst approximately 3 times shorter than the MTTF estimated with T ref . When an EM margin given to the wire is small, the overestimation of MTTF may cause an unexpected reliability failure.
Performance Degradation
As is well known, interconnect delay is expressed by Eq. (9) [31],
where T tr is driver temperature, T wire is wire temperature, R tr is driver output resistance, R int is wire resistance, C int is wire capacitance, and C L is fanout load. The capacitances are independent of temperature. As mentioned in Sect. 3.1.3, the resistivity of the copper is expressed as Eq. (3). Therefore, delay estimation error ΔDelay 50% due to self-heating is calculated in Eq. (10) . 
Using 
Discussion
Above results show that self-heating of local signal wire is larger than those of global signal wire and local power wire. If no breakthroughs will come up in the design, what we can do for local signal wires is only to keep a wire cross-sectional area large. From the attribution analysis in Sect. 4.1.2, applying a 90-nm wire width and height to all technologies enables us to keep ΔT max below 10
• C. On the other hand, in contrast to our expectations, the performance of local wires can be reasonably estimated with the temperature of substrate. The reason why degradation in performance is not significant is that the dependence of temperature on wire resistance is relatively small because of the size effect explained in Eq. (3). When T m =120
• C and T ref =27
• C, for example, ρ increases by 28.2% (from 3.14 to 4.02 μΩ-cm) at a 90-nm process, and by 10.7% (from 8.26 to 9.14 μΩ-cm) at a 14-nm process. The resistivity increase due to size effect is not dependent on temperature, and hence the resistivity will be less temperature-dependent. Thus, the delay degradation is decreasing with process scaling. Figure 27 shows performance degradation for the case that T m =120
• C. It can be seen that the degradation in performance becomes less sensitive to the increase in temperature with process scaling.
The predictive results in this work come to the following remarks: (1) The temperature difference between the wire and the substrate will become large in advanced technologies, especially at a 14-nm process, when a local wire propagates a signal with high operating frequency and switching activity, such as clock. (2) Reducing the area of wire cross-section exacerbates self-heating as well as using low-κ material. (3) The wire delay will become less sensitive to the change in temperature. However, when a wire cross-section is small and large current flows, the wire reliability may degrade unexpectedly due to self-heating.
Further consideration of the following points would be beneficial for practical designs: (1) Transient thermal analysis could provide design implications, although steady-state analysis is sufficient in this paper because the evaluated circuits have constant activity (100%). For example, when a circuit block wakes up from suspend/sleep mode, large current flows, and it may cause temporally-and spatially-local elevation of temperature. (2) Development of a comprehensive design guideline considering both of substrate temperature and wire temperature is helpful especially for reliability guardbanding.
Conclusion
We predicted that the self-heating effect in local wires will become apparent with process scaling. Our results show that the temperature in local signal wires will grow more drastically than that in the optimal repeater-inserted global wires as technology advances. The cross-sectional area of a wire affects self-heating as significantly as the insulating material and power consumption in advanced technologies below 28 nm. When local wires do not have a large EM margin, underestimating their temperature by neglecting the self-heating effect may cause an unexpected reliability failure. By contrast, self-heating in local wires has a limited impact on their performance.
Appendix: Device Parameters
Tables A· 1 and A· 2 show device parameters used in this work. "Analysis" column indicates for which analysis parameters are used. LS, GS, and LP stand for Local Signal, Global Signal, and Local Power. 
